

**IEEE Computer Society Annual Symposium on VLSI (Virtual)  
Tampa, Florida, USA, July 7-9 2021**

**Program Schedule**

**Day 1 - July 7**  
All times are in EDT (Eastern Daylight Time = UTC – 4hours)

11:30 – 11:45 am	ISVLSI 2021 Opening Remarks		
11:45 – 12:45 pm	Keynote 1 – <i>Reimagining Digital Design</i> Mr. Serge Leef Program Manager, DARPA		
12:45 – 01:00 pm	Break		
01:00 – 01:50 pm	Session 1 – Circuits, Reliability, and Fault-Tolerance (CRT)	Session 2 – Computer Aided Design and Verification (CAD)	Session 3 – Digital Circuits and FPGA based Designs (DCF)
01:50 – 02:00 pm	Break		
02:00 – 03:00 pm	Keynote 2 – <i>The Dual Role of Technology in Addressing Climate Change</i> Dr. Tamar Eilam IBM Fellow, IBM T. J. Watson Research Center		
3:05 – 3:30 pm	Break		
3:30 – 4:20 pm	Session 4 – Emerging and Post CMOS Technologies (EPT)	Session 5 – SDS-1 System Design and Security (SDS)	Session 6 – VLSI for Applied and Future Computing (AFC)

**Day 2 - July 8**  
All times are in US EDT (Eastern Daylight Time = UTC – 4hours)

11:30 – 12:30 pm	Session 7 - Best Paper Presentations
12:30 – 12:45 pm	Break
12:45 – 01:45 pm	Keynote 3 – <i>Optimal Layout Synthesis for Quantum Computing</i> Prof. Jason Cong Volgenau Chair for Engineering Excellence Professor CS Department, UCLA
01:45 – 02:00 pm	Break
02:00 – 03:00 pm	Panel – <i>“IoT and AI Will Develop Revolutionary Solutions to Critical Global Problems: A Real Promise or Just a Hype?”</i>

	<p>Moderator: Himanshu Thapliyal (UK)  Panelists: Kemal Akkaya (FIU), Swarup Bhunia (UF), Juncao Li (Lime), Saraju Mohanty (UNT), and Dan Zhang (Google)</p>		
03:00 – 03:15 pm	Break		
03:15 – 4:05 pm	Session 8 –Special Session: Efficient Accelerator Design on Reconfigurable Architecture	Session 9 – Special Session: Side Channel Attack/Protections on Emerging Technology	Session 10 – AFC-2: VLSI for Applied and Future Computing (AFC)
04:05 – 04:15 pm	Break		
04:15 – 05:15 pm	Session 11 –Special Session: FPGA Security in the Era of Machine Learning and Cloud Computing	Session 12 – Special Session: Hardware Design of Emerging Electronics	Session 13 – SDS-2 System Design and Security (SDS)

<b>Day 3 - July 9</b> All times are in US EDT (Eastern Daylight Time = UTC – 4hours)	
11:30 – 12:30 pm	Keynote 4 – <i>Transforming Chip Design in the Age of Machine Learning</i> Dr. Dan Zhang, Google
12:30 – 12:45 pm	Best Paper Award Presentations
12:45 – 01:45 pm	<i>Poster Session</i> Student Research Forum (SRF) & Research Demo Session (RDS)
01:45 – 02:00 pm	ISVLSI 2021 Closing Remarks
02:00 – 05:30 pm	Quantum Computing Workshop

IEEE Computer Society Annual Symposium on VLSI (Virtual)  
Tampa, Florida, USA, July 7-9 2021

Program Schedule  
Detailed Program

Day 1 - July 7

All times are in EDT (Eastern Daylight Time = UTC – 4hours)

11:30 – 11:45 am	ISVLSI 2021 Opening Remarks
11:45 – 12:45 pm	<i>Keynote 1 – Reimagining Digital Design</i> Speaker: Mr. Serge Leef, Program Manager, DARPA Chair: Sandip Ray, U of Florida
12:45 – 01:00 pm	Break (15 min)
01:00 – 01:35 pm	Session 1 – Circuits, Reliability, and Fault-Tolerance (CRT) Chair(s): S. R. Patri, NIT Warangal, India
01:00 pm	<i>A Fully Digital Foreground Calibration Technique of A Flash ADC</i> S. Chatterjee, M. Diamari, and S. Roy, IIIT Guwahati, India
01:10 pm	<i>An Adaptive Lockstep Architecture for Mixed-Criticality Systems</i> F. Kempf, T. Hartmann, S. Baehr, and J. Becker, KIT, Germany
01:20 pm	<i>Real-Time IC Aging Prediction via On-Chip Sensors</i> <sup>1</sup> K. Huang, <sup>2</sup> Md T. H. Anik, <sup>1</sup> X. Zhang, and <sup>2</sup> N. Karimi <sup>1</sup> San Diego State Univ., USA, <sup>2</sup> Univ. of Maryland Baltimore County, USA
01:30 pm	<i>A 1-V, 10-Bit, 250 MS/s, Current-Steering Segmented DAC for Video Applications</i> , S. C. Kumar, S. Kala, Y. B. N. Kumar, MH. Vasantha, NIT Goa, India
01:00 – 01:40 pm	Session 2 – Computer Aided Design and Verification (CAD) Chair(s): M. Velev, Aries Design Automation, USA
01:00 pm	<i>ILP-GRC: Integer Linear Programming-Based Global Routing With Cell Movement</i> , <sup>1</sup> T. A. Fontana, <sup>2</sup> E. Aghaekiasaree, R. Netto, S. F. Almeida, U. Gandhi, A. F. Tabrizi, D. Westwick, <sup>2</sup> L. Behjat, and <sup>1</sup> J. Guntzel <sup>1</sup> UFSC Brazil, <sup>2</sup> Univ. of Calgary, Canada
01:10 pm	<i>A Comparative Study of Specification Mining Methods for SoC Communication Traces</i>

<sup>1</sup>M. R. Ahmed, <sup>1</sup>H. Zheng, <sup>2</sup>P. Mukherjee, <sup>2</sup>M. C. Ketkar, and <sup>2</sup>J. Yang  
<sup>1</sup>Univ. of South Florida, <sup>2</sup>USA, Intel, USA

- 01:20 pm *Reverse Engineering Register to Variable Mapping in High-Level Synthesis*  
M. Adem, R. Gupta, and C. Karfa, IIT Guwahati, India
- 01:30 pm *FPGA Resource and Performance Estimation for Convolutional Neural Networks*  
M. Shahshahani and D. Bhatia, Univ. of Texas, Dallas, USA
- 01:00 – 01:45 pm Session 3 – Digital Circuits and FPGA based Designs (DCF)  
Chairs: H. Zheng, University of South Florida  
J. Dofe, California State University, Fullerton
- 01:00 pm *Stochastic Number Generators With Minimum Probability Conversion Circuits*  
S. A. Salehi and C. Collinsworth, University of Kentucky, USA
- 01:10 pm *Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes*  
K. Deng, H. Cui, J. Lin, and Z. Wang, Nanjing University, China
- 01:20 pm *Depth Optimized Synthesis of Symmetric Boolean Functions*  
<sup>1</sup>M. Schneiber, <sup>2</sup>S. Froehlich, and <sup>2,3</sup>R. Drechsler  
<sup>1</sup>GRCAI GmbH, Germany, <sup>2</sup>Univ. of Bremen, Germany, <sup>3</sup>DFKI Germany
- 01:30 pm *A Multi-Context Neural Core Design for Reconfigurable Neuromorphic Arrays*  
A. Foshie, N. Chakraborty, J. J. Murray VI, T. Fowler, and G. S. Rose  
Univ. of Tennessee, Knoxville, USA
- 01:40 pm *A Terabit Hybrid FPGA-ASIC Platform for Switch Virtualization*  
<sup>1</sup>M. Tirone, <sup>1</sup>R. Brum, <sup>2</sup>B. Zatt, <sup>3</sup>S. Pagliarini, <sup>1</sup>W. L. da Costa Cordeiro,  
and <sup>1</sup>J. Azambuja,  
<sup>1</sup>FURGS, Brazil, <sup>2</sup>FUP, Brazil, <sup>3</sup>Tallinn Univ. of Technology, Estonia
- 1:50 – 02:00 pm Break  
02:00 – 3:00 pm *Keynote 2 - The Dual Role of Technology in Addressing Climate Change*  
Speaker: Dr. Tamar Eilam, IBM Fellow, IBM T. J. Watson Research Center  
Chair: Dr. Aida Todri-Sanial, LIRMM
- 03:05 – 03:30 pm Break

- 03:30 – 04:10 pm      Session 4 – Emerging and Post CMOS Technologies (EPT)  
Chair(s): Sandeep Miryala, Brookhaven National Lab, USA
- 03:30 pm      *Crosstalk Logic Circuits With Built-In Memory*  
<sup>1</sup>M. Rahman, <sup>2</sup>N. Macha, and <sup>1</sup>P. Samant  
<sup>1</sup>Univ. of Missouri-Kansas City, USA, <sup>2</sup>NVIDIA Corp., USA
- 03:40 pm      *SpamHD: Efficient Text Spam Detection Using Brain-Inspired Hyperdimensional Computing*  
R. Thapa, B. Lamichhane, D. Ma, and X. Jiao  
Villanova University, USA
- 03:50 pm      *HDXplore: Automated Differential Testing of Brain-Inspired Hyperdimensional Computing*  
R. Thapa, D. Ma, and X. Jiao  
Villanova University, USA
- 04:00 pm      *BDD Variable Ordering for Minimizing Power Consumption of Optical Logic Circuits*  
R. Matsuo and S. Minato,  
Kyoto University, Japan
- 04:05 pm      *Scaling Constraints for Memristor-Based Programmable Interconnect in Reconfigurable Computing Arrays*  
J. J. Murray VI, A. Z. Foshie, M. S. Shawkat, and G. S. Rose,  
Univ. of Tennessee, Knoxville, USA
- 03:30 – 04:20 pm      Session 5 – SDS-1 System Design and Security (SDS)  
Chairs: Q. Yu, University of New Hampshire, USA  
M. Kermani, University of South Florida, USA
- 03:30 pm      *Tile Architecture and Hardware Implementation for Computation in Memory*  
M. Zahedi, R. van Duijnen, S. Wong, and S. Hamdioui  
Delft Univ. of Technology (TU Delft), The Netherlands
- 03:40 pm      *On Preventing SAT Attack With Decoy Key-Inputs*  
Q-L. Nguyen, M-L. Flottes, S. Dupuis, and B. Rouzeyre  
LIRMM, Univ. de Montpellier, France
- 03:50 pm      *An Extensible Evaluation Platform for FPGA Bitstream Obfuscation Security*  
S. Mahmud, B. Olney, and R. Karam  
University of South Florida, USA
- 04:00 pm      *Lorax: Machine Learning-Based Oracle Reconstruction With Minimal I/O Patterns*  
<sup>1</sup>W. Zeng, <sup>1</sup>A. Davoodi, and <sup>2</sup>R. O. Topaloglu

<sup>1</sup>University of Wisconsin-Madison, USA, <sup>2</sup>IBM, USA

- 04:10 pm *Towards Enhancing Power-Analysis Attack Resilience for Logic Locking Techniques*  
Z. Zhang and Q. Yu  
Univ. of New Hampshire, USA
- 03:30 – 04:20 pm *Session 6 – AFC-1 VLSI for Applied and Future Computing (AFC)*  
Chairs: R. Shafik, Newcastle University
- 03:30 pm *Heartbeat Classification With Spiking Neural Networks on the Loihi Neuromorphic Processor*  
K. R. Buettner and A. George  
University of Pittsburgh, USA
- 03:40 pm *A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA*  
T. Yin, W. Mao, J. Lu, and Z. Wang  
Nanjing University, China
- 03:50 pm *Analog Circuit Implementation of Neural Networks for In-Sensor Computing*  
J. Zhu, B. Chen, Z. Yang, L. Meng, and T. Ye  
Southern Univ. of Science and Technology, China
- 04:00 pm *Carry-Free Addition in Resistive RAM Array: N-Bit Addition in 22 Memory Cycles*  
J. Reuben and D. Fey  
Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany
- 04:10 pm *A Flexible In-Memory Computing Architecture for Heterogeneously Quantized CNNs*  
F. Ponzina, M. Rios, G. Ansaloni, A. Levisse, and D. Atienza  
EPFL, Switzerland

## Day 2 - July 8

All times are in US EDT (Eastern Daylight Time = UTC – 4hours)

- 11:30 – 12:30 pm *Session 7 – Best Paper Presentations*  
Chairs: J. Becker, KIT and S. Mohanty, UNT
- 11:30 am *FPU Reduced Variable Precision in Time: Application to the Jacobi Iterative Method*  
N. A. Said, M. Benabdenbi, and K Morin-Allory  
Univ. of Grenoble Alpes, CNRS, Grenoble INP, TIMA, France

11:40 am	<p><i>SkyBridge-3D-CMOS 2.0: IC Technology for Stacked-Transistor 3D ICs Beyond FinFETs</i></p> <p>S. Bhat, M. Li, S. Ghosh, S. Kulkarni, C Andras-Moritz, Univ. of Massachusetts, Amherst, USA</p>
11:50 am	<p><i>PipeBSW: A Two-Stage Pipeline Structure for Banded Smith-Waterman Algorithm on FPGA</i></p> <p>L. Li, J. Lin, and Z. Wang, Nanjing University, China</p>
12:00 pm	<p><i>An In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devices</i></p> <p><sup>1</sup>M. Elbtity, <sup>2</sup>A. Singh, <sup>1</sup>B. Reidy, <sup>2</sup>X. Guo, and <sup>1</sup>R. Zand <sup>1</sup>Univ. of South Carolina, USA, <sup>2</sup>Lehigh Univ., USA,</p>
12:10 pm	<p><i>Dynamic Fault Tree Models for FPGA Fault Tolerance and Reliability</i></p> <p><sup>1</sup>Y. Elderhalli, <sup>2,3</sup>N. Elaraby, <sup>4</sup>O. Hasan, <sup>2</sup>A. Jantsch, and <sup>1</sup>S. Tahar, <sup>1</sup>Concordia Univ., Canada, <sup>2</sup>TU Wien, Austria, <sup>3</sup>CIC Egypt, <sup>4</sup>NUST, Pakistan</p>
12:20 pm	<p><i>ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM CNN Processing</i></p> <p>S. M. Shivanandamurthy, I. Thakkar, and S. A. Salehi University of Kentucky, USA</p>
12:30 – 12:45 am	Break (15 min)
12:45 – 1:45 pm	<p>Keynote 3 – <i>Optimal Layout Synthesis for Quantum Computing</i> Speaker: Prof. Jason Cong, Volgenau Chair for Engineering Excellence Professor, Computer Science Department, UCLA Chair: Deming Chen, U of Illinois, Urbana-champaign</p>
01:45 – 02:00 pm	Break (15 min)
02:00 – 03:00 pm	<p>Panel - <i>“IoT and AI Will Develop Revolutionary Solutions to Critical Global Problems: A Real Promise or Just a Hype?”</i> Moderator: Himanshu Thapliyal (UK) Panelists: Kemal Akkaya (FIU), Swarup Bhunia (UF), Juncao Li (Lime), Saraju Mohanty (UNT), and Dan Zhang (Google)</p>
03:00 – 03:15 pm	Break (15 min)

- 03:15 – 04:05 pm      Session 8 – Special Session: Efficient Accelerator Design on Reconfigurable Architecture  
Chairs: W. Zhang, HKUST, Hong Kong  
   S. Katkoori, University of South Florida, USA
- 03:15 pm                *DiCE-LSTM: An n-Dimensional Configurable and Efficient Architecture for LSTM Accelerator*  
Z. Navabi, H. T. Asl, and M. S. Roodsari  
University of Tehran, Iran
- 03:25 pm                *Micro-Architecture Tuning for Dynamic Frequency Scaling in Coarse-Grain Runtime Reconfigurable Arrays With Adaptive Clock Domain Support*  
Q. Si, Md Imtiaz Rashid, and B. C. Shafer  
The University of Texas at Dallas, USA
- 03:35 pm                *Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic*  
<sup>1</sup>Z. Dong, <sup>2</sup>Y. Wong, and <sup>2</sup>W. Zhang  
<sup>1</sup>HiSilicon, China, <sup>2</sup>HKUST, Hong Kong
- 03:45 pm                *Custom Enhancements to Networked Processor Templates*  
W. Luk and T. Todman  
Imperial College, United Kingdom
- 03:55 pm                *Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs*  
L. Jia, Z. Luo, L. Lu, and Y. Liang  
Peking University, China
- 03:15 – 04:05 pm      Session 9 – Special Session: Side Channel Attack/Protections on Emerging Technology  
Chairs: Mike Borowczak, University of Wyoming, USA  
   Domenic Forte, University of Florida, USA
- 03:15 pm                *Side-Channel Leakage Assessment Metrics: A Case Study of GIFT Block Ciphers*  
<sup>1</sup>W. Unger, <sup>2</sup>L. Babinkostova, <sup>1</sup>M. Borowczak, and <sup>3</sup>R. Erbes  
<sup>1</sup>University of Wyoming, USA, <sup>2</sup>Boise State University, USA, <sup>3</sup>Idaho National Laboratory, USA
- 03:25 pm                *Stealing Model Parameters via Side Channel Power Attack*  
S. Wolf, H. Hu, R. Cooley, and M. Borowczak  
University of Wyoming, USA
- 03:35 pm                *Security Capsules: An Architecture for Post-Silicon Security Assertion Validation for Systems-On-Chip*  
S. Raja, P. Bhamidipati, X. Liu, and R. Vemuri  
University of Cincinnati, USA



03:15 – 04:05 pm	<p>Session 10 – VLSI for Applied and Future Computing  Chairs: V. Ramnath, Oklahoma State University, USA</p>
03:15 pm	<p><i>An FPGA-Based Reconfigurable Accelerator for Low-Bit DNN Training</i>  H. Shao, J. Lu, J. Lin, Z. Wang  Nanjing University, China</p>
03:25 pm	<p><i>Accelerating Spectral Normalization for Enhancing Robustness of Deep Neural Networks</i>  Z. Pan and P. Mishra  University of Florida, USA</p>
03:35 pm	<p><i>A Microarchitecture Implementation Framework for Online Learning With Temporal Neural Networks</i>  <sup>1</sup>H. Nair, <sup>1</sup>J. Shen, and <sup>2</sup>J. E. Smith  <sup>1</sup>Carnegie Mellon University, USA, <sup>2</sup>University of Wisconsin, USA</p>
04:05 – 04:15 pm	<p>Break (10 min)</p>
04:15 – 05:05 pm	<p>Session 11 - Special Session: FPGA Security in the Era of Machine Learning and Cloud Computing  Chairs: Q. Yu, University of New Hampshire, USA  J. Hu, University of Pittsburgh, USA</p>
04:15 pm	<p><i>Neural Networks as a Side-Channel Countermeasure: Challenges and Opportunities</i>  J. Krautter and M. Tahoori  Karlsruhe Institute of Technology (KIT), Germany</p>
04:25 pm	<p><i>New Security Threats on FPGAs: From FPGA Design Tools Perspective</i>  S. Sunkavalli, Z. Zhang, and Q. Yu  University of New Hampshire, USA</p>
04:35 pm	<p><i>A Survey of Recent Attacks and Mitigation on FPGA Systems</i>  S. Duan, W. Wang, Y. Luo, and X. Xu  Northeastern University, USA</p>
04:45 pm	<p><i>A Security Architecture for Domain Isolation in Multi-Tenant Cloud FPGAs</i>  J. M. Mbongue, S. K. Saha, and C. Bobda  University of Florida, Gainesville, USA</p>
04:55 pm	<p><i>Efficient Hardware Implementation of PQC Primitives and PQC Algorithms Using High-Level Synthesis</i>  D. Soni and R. Karri</p>

New York University, USA

- 04:15 – 05:25 pm    *Session 12 - Special Session: Hardware Design of Emerging Electronics*  
Chairs: H. Thapliyal, University of Kentucky, USA  
          A. Roohi, University of Nebraska Lincoln, USA
- 04:15 pm    *A Reconfigurable and Compact Spin-Based Analog Block for Generalizable Nth Power and Root Computation*  
A. Tatulian and R. DeMara  
University of Central Florida, USA
- 04:25 pm    *Design of an Approximate FFT Processor Based on Approximate Complex Multipliers*  
J. Du, K. Chen, P. Yin, C. Yan, and W. Liu  
Nanjing University of Aeronautics and Astronautics, China
- 04:35 pm    *Low-Energy and CPA-Resistant Adiabatic CMOS/MTJ Logic for IoT Devices*  
Z. Kahleifeh and H. Thapliyal  
University of Kentucky, USA
- 04:45 pm    *Proposal of A Novel Hybrid NAND-Like MRAM/DRAM Memory Architecture*  
K. He, Z. Yang, Z. Yu, J. Zhi, Z. Wang, Y. Wang  
Beihang University, China
- 04:55 pm    *Oscillatory Neural Networks for Edge AI Computing*  
C. Deacour, S. Carapezzi, M. Abernot, G. Boschetto, N. Azemard, J. Salles, T. Gil, and A. Todri-Sanial  
LIRMM, University of Montpellier, CRNS, France
- 05:05 pm    *EQUAL: Efficient QUasi Adiabatic Logic for Enhanced Side-Channel Resistance*  
K. Dhananjay and E. Salman  
Stony Brook University, USA
- 05:15 pm    *Scalable Resonant Power Clock Generation for Adiabatic Logic Design*  
B. Taskin, R. Kuttappa, L. Filippini, and N. Sica  
Drexel University, USA

- 04:15 – 04:55 pm      Session 13 – Secure Design and Security  
Chairs: R. Reis, UFRGS, Brazil  
                                 R. Karam, University of South Florida, USA
- 04:15 pm      *HEXON: Protecting Firmware Using Hardware-Assisted Execution-Level Obfuscation*  
<sup>1</sup>M. M. Hossain, <sup>1</sup>S. Mohammad, <sup>1</sup>J. Vosatka, <sup>2</sup>J. Allen, <sup>2</sup>M. Allen,  
<sup>1</sup>F. Farahmandi, <sup>1</sup>F. Rahman, and <sup>1</sup>M. Tehranipoor  
<sup>1</sup>University of Florida, USA, <sup>2</sup>AFRL, Eglin Air Force Base, FL, USA
- 04:25 pm      *Enhancing PRESENT-80 and Substitution-Permutation Network Cipher Security With Dynamic "Keyed" Permutation Networks*  
M. D. Lewandowski and S. Katkoori  
University of South Florida, USA
- 04:35 pm      *Countering PUF Modeling Attacks Through Adversarial Machine Learning*  
M. Ebrahimabadi, W. Lalouani, M. Younis, and N. Karimi  
University of Maryland Baltimore County, USA
- 04:45 pm      *LightRoAD: Lightweight Rowhammer Attack Detector*  
<sup>1</sup>M. Taouil, <sup>1</sup>C. R. W. Reinbrecht, <sup>1</sup>S. Hamdioui, and <sup>2</sup>J. Sepulveda  
<sup>1</sup>Delft University of Technology, The Netherlands, <sup>2</sup>TU Munich, Germany
- 04:50 pm      *Minimized Region of Path-Search Algorithm for ASIP-Based Connection Allocator in NoCs*  
S. Nam, E. Matus, G. Fettweis,  
Technical university of Dresden, Dresden, Germany

### Day 3 - July 9

All times are in US EDT (Eastern Daylight Time = UTC – 4hours)

- 11:30 – 12:30 pm      *Keynote 4 – Transforming Chip Design in the Age of Machine Learning*  
Speaker: Dr. Dan Zhang, Google  
Chair: Hao Zheng, University of South Florida
- 12:30 – 12:45 pm      Best Paper Award Presentations

12:45 – 01:45 pm	<p>Student Research Forum (SRF) Chairs: R. Karam, University of South Florida, USA</p> <p><i>Improved Polygon Method for HIL Simulations in Real Time</i> M. Yushkova, A. Sanchez, and A. de Castro Univ. Autonoma de Madrid, Spain</p> <p><i>Machine Learning for VLSI CAD: A Case Study in On-Chip Power Grid Design</i> S. Dey, IIT Guwahati, India</p> <p><i>MCTS-Based Synthesis Towards Efficient Approximate Accelerators</i> M. Awais and M. Platzner Paderborn University, Germany</p> <p><i>Wearable Health Monitoring System for Older Adults in a Smart Home Environment</i> R. Nath and H. Thapliyal University of Kentucky, USA</p>
12:45 – 01:45 pm	<p>Research Demo Session (RDS) Chairs: S. A. Islam, Univ. of Texas Rio Grande Valley, USA</p> <p><i>Implementation of a QPSK Symbol Synchronizer in Xilinx System Generator</i> B. Comar, US DoD, USA</p> <p><i>Efficient Hardware Implementation of Convolution Layers Using Multiply-Accumulate Blocks</i> M. E. Nojehdeh, S. Parvin, and M. Altun Istanbul Technical University, Turkey</p> <p><i>A Study on Hardware-Aware Training Techniques for Feedforward Artificial Neural Networks</i> S. Parvin and M. Altun Istanbul Technical University, Turkey</p> <p><i>Hardware Trojan Classification at Gate-Level Netlists Based on Area and Power Machine Learning Analysis</i> K. Liakos, G. Georgakilas, and F. Plessas University of Thessaly, Greece</p> <p><i>FPGA Implementation of High Speed Anti-Notch Lattice Filter for Exon Region Identification in Eukaryotic Genes</i> <sup>1</sup>V. Pathak, <sup>1</sup>S. J. Nanda, <sup>1</sup>A. Joshi, and <sup>2</sup>S. Sahu <sup>1</sup>MNIT Jaipur, India, <sup>2</sup>BIT Mesra, India</p>
01:45 – 02:00 pm	ISVLSI 2021 Closing Remarks
02:00 – 05:30 pm	Quantum Computing Workshop

\*\*\*